

Atty. Docket No. ESST-00301

*Amendments to the Claims*

1 1. (Amended) An interface for transferring data from a real-time data transfer system to  
2 a signal processing unit comprising:  
3 a circular buffer having an input configured to receive data samples from the real-  
4 time data transfer system and to periodically send data samples received from the real-time  
5 data transfer system to the signal processing unit when the signal processing unit accepts a  
6 transfer, wherein the data is stored and transferred according to a first-in, first-out operational  
7 protocol; and

8 a first counter circuit communicating with the signal processing unit and the data  
9 transfer system and configured to increment for each data sample sent to the circular buffer  
10 from the data transfer system and decrement for each data sample sent to the signal  
11 processing unit from the circular buffer, where the counter circuit is configured to count  
12 beyond the physical range of the buffer to account for data samples transferred through the  
13 circular buffer;

14 a second circular buffer having an input and an output configured to receive data samples  
15 from the signal processing unit and to send data samples to the real-time data transfer system  
16 when the data is available;

17 a second counter circuit communicating with the second circular buffer and  
18 configured to increment each time a data sample is received by the second circular buffer  
19 from the signal processing unit and decrement each time a data sample is sent from the  
20 second circular buffer to the data transfer system, where the counter is configured to count  
21 beyond the physical range of the buffer; and

22 a switch communicating with the second counter circuit and the data transfer system.

1 2. (previously presented) An interface according to Claim 1, wherein the counter circuit  
2 has a programmable threshold and is configured to generate an interrupt to the signal  
3 processing unit when the counter passes the threshold.

Atty. Docket No. ESST-00301

1 3. (previously presented) An interface according to Claim 2, wherein the counter is  
2 configured to send a subsequent interrupt only after a prior interrupt is acknowledged by the  
3 signal processing unit.

1 4. (previously presented) An interface according to Claim 1, wherein the signal  
2 processing unit polls the counter periodically to determine the availability of data samples.

1 5. Cancel Claim 5.

1 6. (Previously Cancelled).

1 7. (Amended) An data transfer device for transferring data from a real-time data transfer  
2 system to a signal processor comprising:

3 buffer means configured to store and transfer data samples between the data transfer  
4 system and the processor in a synchronized manner, such that the number of receive samples  
5 transferred is substantially equal to the number of transmit samples transferred;

6 counter means configured to account for data transferred through the buffer means,  
7 where the counter means is further configured to count beyond the physical length of the  
8 buffer; and

9 wherein the counter means includes interrupt means configured to send a signal to the signal  
10 processor when the counter means increments beyond a first threshold, to receive an  
11 acknowledgment signal from the signal processing unit to acknowledge an interrupt signal  
12 sent by the counter means and to send a subsequent a interrupt signal only after a prior  
13 interrupt signal has been acknowledged.

1 8. Cancel Claim 8.

1 9. An interface according to Claim 7, wherein the signal processor periodically polls the  
2 counter means to determine the availability of data samples.

Atty. Docket No. ESST-00301

1 10. (Amended) A modem for communicating on a real-time data transfer system  
2 comprising:  
3 a signal processor for processing data;  
4 means for converting an analog signal received by the buffer to an digital signal  
5 readable by the processor and vice versa;  
6 buffer means configured to store and transfer data samples between the data transfer  
7 system and the processor in a synchronized manner, such that the number of receive samples  
8 transferred is substantially equal to the number of transmit samples transferred; and  
9 counter means configured to account for data transferred through the buffer means to  
10 the signal processor , where the counter means is further configured to count beyond the  
11 physical length of the buffer;

12 wherein the counter means includes interrupt means configured to send a signal to the signal  
13 processor when the counter means increments beyond a first threshold, to receive an  
14 acknowledgment signal from the signal processing unit to acknowledge an interrupt signal  
15 sent by the counter means and to send a subsequent a interrupt signal only after a prior  
16 interrupt signal has been acknowledged.

1 11. (previously presented) An modem according to Claim 10 further comprising means  
2 for sending a null signal when data is not ready to be transferred from the buffer means to the  
3 data transfer system.

1 12. (previously presented) An modem according to Claim 10, wherein the most  
2 significant bit of the counter means is a sticky bit and is configured to retain a digital logic  
3 one in the event of an overflow of the counter and is configured to lose the digital logic one  
4 when the counter is subsequently decremented as a result of the signal processing unit  
5 reading data from the first buffer means.

Atty. Docket No. ESST-00301

13. Cancel Claims 13.

14 (Previously Cancelled)

15. Cancel Claims 15-17.

1 18. (Amended) An interface for transferring data from a real-time data transfer system  
2 to a signal processing unit comprising:

3 a circular buffer having an input configured to receive data samples from the real-  
4 time data transfer system and to send data samples received from the real-time data transfer  
5 system to the signal processing unit when the signal processing unit accepts a transfer,  
6 wherein the data is stored and transferred according to a first-in, first-out operational  
7 protocol; and

8 a first counter circuit communicating with the signal processing unit and the data  
9 transfer system and configured to increment for each data sample sent to the circular buffer  
10 from the data transfer system and decrement for each data sample sent to the signal  
11 processing unit from the circular buffer, where the counter circuit is configured to count  
12 beyond the physical range of the buffer to account for data samples transferred through the  
13 circular buffer;

14 a second circular buffer having an input and an output configured to receive data samples  
15 from the signal processing unit and to send data samples to the real-time data transfer system  
16 when the data is available;

17 a second counter circuit communicating with the second circular buffer and  
18 configured to increment each time a data sample is received by the second circular buffer  
19 from the signal processing unit and decrement each time a data sample is sent from the  
20 second circular buffer to the data transfer system, where the counter is configured to count  
21 beyond the physical range of the buffer; and

22 a switch communicating with the second counter circuit and the data transfer system.

Atty. Docket No. ESST-00301

1 19. (Amended) An interface according to Claim 10 ~~18~~, wherein the counter circuit has  
2 a programmable threshold and is configured to generate an interrupt to the signal processing  
3 unit when the counter passes the threshold, and wherein the conter means further includes

4 a first counter circuit communicating with the signal processing unit and the data  
5 transfer system and configured to increment for each data sample sent to the circular buffer  
6 from the data transfer system and decrement for each data sample sent to the signal  
7 processing unit from the circular buffer, where the counter circuit is configured to count  
8 beyond the physical range of the buffer to account for data samples transferred through the  
9 circular buffer; and

10 a second counter circuit communicating with the second circular buffer and  
11 configured to increment each time a data sample is received by the second circular buffer  
12 from the signal processing unit and decrement each time a data sample is sent from the  
13 second circular buffer to the data transfer system, where the counter is configured to count  
14 beyond the physical range of the buffer; and  
15 a switch communicating with the second counter circuit and the data transfer system.

1 20. (Previously Presented) An interface according to Claim 19, wherein the  
2 counter is configured to send a subsequent interrupt only after a prior interrupt is  
3 acknowledged by the signal processing unit.

1 21. (Previously Presented) An interface according to Claim 18, wherein the signal  
2 processing unit polls the counter to determine the availability of data samples.

1 22. (Previously Presented) An interface according to Claim 18, wherein the signal  
2 processing unit polls the counter periodically to determine the availability of data samples.

1 23. Cancel Claim 23.